Protocol and Performance Analysis of the MPC Parallel Computer

O. Gluck, A. Zerrouki, J.L. Desbarbieux, A. Fenyo, A. Greiner, F. Wajsburt, C. spasevski, F. Silva, E. Dreyfus University P. & M. Curie, Laboratoire LIP6, ASIM Team

4, Place Jussieu 75252 Paris Cedex 05 France Tel: (+331) 44 27 52 53 Fax: (+331) 44 27 72 80 E-mail: { Olivier.Gluck, Amal.Zerrouki, Jeanlou.Desbarbieux, Alexandre.Fenyo, Alain.Greiner, Franck.Wajsburt, Cyril.Spasevski, Fabricio.Silva}@lip6.fr

Web: http://mpc.lip6.fr

This paper presents the MPC parallel computer and its MPI implementation performed at the Laboratoire LIP6 of Univ. Pierre and Marie Curie, Paris. MPC is a low cost and high performance parallel computer using standard PC main-boards as processing nodes connected through the specific FastHSL board to a high speed communication network using HSL 1 Gbits/s serial links, IEEE 1355 compliant. Two Asics are presented: RCUBE which is the HSL network router, and PCI-DDC the network controller implementing the Direct Deposit State Less receiver protocol.

The software part of the MPC parallel computer consists of 2 zero-copy layers leading to a latency of 5 to $40\mu s$ and a throughput of 490Mbits/s. An efficient MPI implementation based on MPICH is presented and evaluated on an MPC parallel computer. Measures show a latency of $26\mu s$ and an useful throughput of 450Mbits/s

This paper presents also a performances study of the MPI implementation on the MPC computer. This reveals several possible optimizations to reduce the overall MPI transfer latency on the MPC Computer.